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The charge-trapping properties of Gd2O3 with different Nb doping levels are investigated using an
Al/Al2O3/Gd2O3/SiO2/Si structure. Compared with the memory device with pure Gd2O3, the one
with lightly Nb-doped Gd2O3 shows better charge-trapping characteristics, including higher pro-
gramming speed (6.5V at þ12V programming voltage for 10ms) and better retention property
(92% retained charge at 85 C after 104 s), due to its higher trapping efficiency that resulted from
higher trap density and suppressed formation of a silicate interlayer at the Gd2O3/SiO2 interface
induced by the Nb doping. Moreover, the one with heavily Nb-doped Gd2O3 shows improvement
in erasing behavior but worse retention and lower programming speed than the one with lightly
Nb-doped Gd2O3. Further analysis reveals that the Nb-doping level determines the type of domi-
nant trap in the Nb-doped Gd2O3, thus leading to different charge-loss mechanisms and charge-
trapping characteristics.VC 2015 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4934183]
Floating-gate nonvolatile memories are approaching the
scaling limit due to the difficulties in maintaining high gate
coupling ratio and suppressing crosstalk between neighbor-
ing cells. Metal-oxide-nitride-oxide-silicon (MONOS)-type
flash memories show stronger scaling ability and higher reli-
ability than their floating-gate type counterpart because of
their discrete charge-trapping nature. Si3N4 was the first
dielectric as charge-trapping material for the MONOS devi-
ces. However, Si3N4 shows shortages including small
conduction-band offset relative to SiO2 and low k value
(k 7), which lead to poor retention and low operating
speed. To overcome the shortages, researchers have been
investigating suitable high-k dielectrics to substitute Si3N4.
Among various high-k dielectrics, Gd2O3 seems to be a
promising candidate with good retention property.1,2
However, the k value of Gd2O3 is relatively low (k 14).2 In
addition, Gd2O3 is known to easily react with the SiO2 tun-
neling oxide to form undesirable low-k silicate.3–5 This sili-
cate interlayer is of much worse quality with more defects
than the thermal SiO2 and thus degrades the data retention.
On the other hand, Nb oxide has a much higher k value
(k 40),6 and therefore, it is an efficient way to increase the
k value of Gd2O3 by Nb doping. Moreover, Nb oxide has
good thermal stability, and therefore, Nb doping in Gd2O3 is
expected to suppress the interfacial reaction with the SiO2
tunneling oxide. Therefore, in this work, based on MONOS
capacitors, the charge-trapping characteristics of Gd2O3 with
different Nb doping levels are studied.
MONOS capacitors were fabricated on p-type silicon
substrate. After the standard RCA (Radio Corporation of
America) cleaning, a 2.5-nm SiO2 tunneling layer (TL) was
grown on the substrate by thermal dry oxidation at 900 C.
Then, Gd2O3 with different Nb contents was deposited on
the wafer by co-sputtering Gd and Nb targets in a mixed
ambient (Ar/O2¼ 8/1) to form the charge-trapping layer
(CTL). The power of Gd was fixed at 40W, while the power
of Nb was set as 0W, 15W, and 30W to make samples with
various Nb contents, and denoted as the GO, LN-GO, and
HN-GO samples, respectively. Following that, a 15-nm
Al2O3 blocking layer (BL) was deposited by atomic layer
deposition using Al(CH3)3 and H2O as precursors at 300
C.
Then, all the samples received post-deposition annealing
(PDA) at 900 C in N2 for 30 s. This PDA was used to imi-
tate the thermal budget for activating the source and drain of
memory transistors. Subsequently, Al was evaporated and
patterned as electrodes. Finally, the samples received a
forming-gas annealing for 20min at 350 C to improve the
electrical contact between the electrode and the BL. The
physical properties of the dielectric films were characterized
by transmission electron microscopy (TEM) and secondary
ion mass spectroscopy (SIMS). The electrical characteristics
of the memory devices were measured by an HP4284A LCR
meter and an HP4156A semiconductor parameter analyzer.
Fig. 1 shows the cross-sectional TEM images of the
MONOS capacitors after going through all the processing
steps. It is clear that an interlayer forms at the CTL/SiO2
FIG. 1. Cross-sectional TEM images of (a) the GO, (b) the LN-GO, and (c)
the HN-GO samples (all with the same scale).a)Electronic mail: laip@eee.hku.hk.
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interface in the GO sample but does not form in the two Nb-
containing samples. Moreover, the TL of the GO sample
becomes thinner than those of the LN-GO and HN-GO ones.
The above phenomena are mainly because Gd diffuses into
the SiO2 TL and forms a low-quality interlayer at the CTL/
TL interface of the GO sample by chemical reaction,3–5
which is undesirable for memory devices because the defects
associated with the interlayer would degrade the data reten-
tion. The absence of the interlayer in the LN-GO and HN-
GO samples indicates that Nb doping is an effective way to
suppress the Gd diffusion into SiO2 and thus contributes to
an abrupt CTL/TL interface with few defects. Furthermore,
there is a transition layer at the CTL/BL interface for the
HN-GO sample compared with the LN-GO one. This suggests
that heavy Nb doping in Gd2O3 increases the diffusion of Gd
into the Al2O3 BL. These observations are consistent with the
SIMS results in Fig. 2. The Nb/Gd atomic ratio for the
LN-GO and HN-GO samples is determined as 4.0 and 7.0,
respectively, by the Energy-dispersive X-ray Spectroscopy
(EDX) method. Moreover, Metal-nitride-oxide-silicon
(MNOS) devices have been prepared to obtain the band offset
of Nb-doped Gd2O3 relative to SiO2 by measuring their cur-
rent vs applied voltage and the band offset is extracted to be
1.7 eV and 1.6 eV for the LN-GO and HN-GO samples,
respectively, both larger than that of Gd2O3 (1.2 eV).
Fig. 2 shows the SIMS depth profile of the samples after
going through all the processing steps. In Fig. 2(a), the Gd
content peak nearly overlaps with the peak of SiO2, suggest-
ing that Gd diffuses significantly into the TL of the GO sam-
ple. In Figs. 2(b) and 2(c), the peaks of Gd and Nb are far
away from the peak of SiO2 due to the suppressed Gd diffu-
sion by the Nb doping, indicating a high-quality CTL/TL
interface with a negligible interlayer. Another interesting
point is that the HN-GO sample shows a Gd peak closer to
the Al2O3 peak in comparison with the LN-GO sample. This
is consistent with the result in Fig. 1 and suggests a poor
CTL/BL interface in the HN-GO sample.
Fig. 3 shows the 1-MHz C-V hysteresis characteristics of
the MONOS capacitors at a sweeping voltage of 610V. The
sweep starts from the inversion region to the accumulation
region, and back to the inversion region. The k value of the
CTL for the GO, LN-GO, and HN-GO samples is calculated to
be 5.4, 19.0, and 12.8, respectively. The Nb doped in Gd2O3
greatly increases the k value, but excessive Nb doping deterio-
rates the k value mainly due to higher leakage induced by Nb-
related traps. The initial flatband voltage VFB is 0.8V,
0.7V, and 0.7V for the GO, LN-GO, and HN-GO sam-
ples, respectively. After the loop sweeping, the VFB shifts from
the initial value, and the final VFB (open symbols in Fig. 3) is
þ0.1V, þ1.8V, and 1.2V for the GO, LN-GO, and HN-GO
samples, respectively. For the GO and LN-GO samples, the
reason for the positive shift is that some of the electrons stored
in the CTL during the forward sweeping cannot escape during
the reverse sweeping. The larger positive VFB shift of the LN-
GO sample indicates that light Nb doping induces electron
traps in Gd2O3. Besides, the interlayer-free CTL/TL interface
of the LN-GO sample also makes it more difficult for the
trapped electrons to escape from the CTL because the high-
quality interface with few defects suppresses trap-assisted elec-
tron emission. Due to the residual electrons in the CTL, the
memory window of the LN-GO sample is similar to that of the
GO sample. In contrast, the HN-GO sample shows a signifi-
cant negative VFB shift. One reason should be that the heavy
Nb doping induces hole traps in addition to electron traps. It is
also possible that hole traps induced by the Nb doping neutral-
ize the electron traps at the TL/CTL interface. In order to gain
deeper insight on the opposite VFB shift between the LN-GO
and HN-GO samples, a group of devices with the same Nb-
doping level but different CTL thicknesses is also fabricated.
For the LN-GO sample, the VFB shift under forward sweeping
increases (from þ3.7V to þ4.0V to þ4.9V) with increasing
CTL thickness (from 3.4 nm to 6.8 nm to 13.6 nm), suggesting
that the electron traps located in the CTL bulk rather than at
the TL/CTL interface play the dominant role in the memory
window and so light Nb doping induces electron traps. For the
HN-GO sample, the negative VFB shift under the reverse
sweeping increases (from þ0.15V to 0.5V to 1.2V) with
increasing CTL thickness (from 4.0 nm to 7.9 nm to 15.8 nm),
which suggests that heavy Nb doping induces hole traps in the
FIG. 2. SIMS depth profiles of (a) the GO, (b) the LN-GO, and (c) the HN-GO samples.
FIG. 3. C-V hysteresis curves of the MONOS samples.
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CTL bulk. Therefore, it can be concluded that the negative
VFB shift is due to numerous hole traps in the CTL, leading to
recombination of electrons and holes and further hole injection
during the reverse sweeping. Moreover, the HN-GO sample
shows a considerable window of 2.1V, indicating that electron
traps coexist with hole traps in the CTL. The above viewpoint
can be further supported by the program/erase (P/E) character-
istics of the MONOS capacitors (shown in Fig. 4).
Fig. 4 shows the P/E transient characteristics of the
MONOS capacitors. In Fig. 4(a), both the LN-GO and HN-GO
samples display a much larger VFB shift than the GO one under
the same program conditions, indicating that Nb doping in
Gd2O3 induces electron traps and thus results in higher pro-
gramming speed. In addition, the VFB shift of the HN-GO sam-
ple tends to saturate with increasing pulse time at a gate
voltage of 10V. However, the VFB shift of the LN-GO sample
increases with both gate voltage and time without a saturation
phenomenon. The reason is that the dominant trap type
induced by Nb doping is different for the two samples due to
different Nb contents. Light Nb doping induces electron traps
in the LN-GO sample while heavy Nb doping produces both
electron and hole traps in the HN-GO sample. This can also be
supported by the erasing characteristics of the two Nb-doped
samples shown in Fig. 4(b). The HN-GO sample shows a much
larger VFB shift than the LN-GO one under the same erasing
conditions, which is caused by the hole traps in the HN-GO
sample. For the HN-GO sample, hole traps partially annihilate
the effect of electron traps, and therefore the program VFB shift
saturates at 10V and the erase speed is considerably higher. In
contrast, for the LN-GO sample, the major traps are electron
traps, and so, it has high electron-trapping efficiency and thus
high programming speed, but low erasing speed due to a short-
age of hole traps. The above phenomenon is consistent with
the memory window shown in Fig. 3. The charge-trap density
(Nt) can be estimated by the method in Refs. 7 and 8. The
extracted Nt for the LN-GO sample is 1.5 1013 cm2, which
is much higher than that of the GO sample (2.3 1012 cm2)
and the HN-GO sample (9.5 1012 cm2). Another phenom-
enon worth mentioning in Fig. 4(b) is that the abnormal posi-
tive VFB shift takes place at a gate voltage of 10V for the
GO sample but does not exist for the two Nb-doped ones. This
positive VFB shift during the erasing operation is a result of
undesirable electron tunneling from the gate to the CTL via
the BL, which is called erase saturation.9 It indicates that the
GO sample has a low-quality CTL/BL interface, which can be
improved by the Nb doping, as demonstrated in Fig. 1(a).
Furthermore, in Fig. 4(a), the program transient of the LN-GO
sample jumps as the pulse time increases from 1ms to 10ms.
This is due to the bulk electron traps in the LN-GO sample.
Since the electrons travel a longer distance to get into the bulk,
it takes the electrons from the substrate a relatively long time
to be trapped in those bulk traps during programming.
Fig. 5 shows the retention characteristics of the
MONOS samples prepared at 10V for 1 s. In Fig. 5(a), the
FIG. 4. (a) Program and (b) erase tran-
sient characteristics of the MONOS
samples.
FIG. 5. (a) Retention characteristics of the GO, LN-GO, and LaNbO sam-
ples tested at 25 C (RT) and 125 C. (b) Arrhenius plot of the charge-loss
characteristics for (i) the GO sample, (ii) the LN-GO sample, and (iii) the
HN-GO sample from 25 C to 175 C.
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LN-GO sample shows the best retention property (93%
charge remained at room temperature after 104 s) among the
three samples. Moreover, the good retention is hardly de-
pendent on temperature (91% charge remained even at
125 C after 104 s), indicating that lightly Nb-doped Gd2O3
is a promising charge-trapping (CT) material for high-
temperature application. The HN-GO sample also shows
good retention at room temperature, but degrades severely
with increasing temperature. To gain better insight on the
charge loss, the Arrhenius plot, which relates the charge loss
with temperature, is shown in Fig. 5(b), where the activation
energy EA for each sample is extracted. The LN-GO sample
shows the smallest charge loss under all temperature condi-
tions, implying its abrupt CTL/TL and CTL/BL interfaces.
Furthermore, it is clear that the curve exhibits a gentle slope
(small EA 0.047 eV) for the low-temperature range from
25 C to 150 C but a steep slope (large EA 0.62 eV) for the
high-temperature range from 150 C to 175 C. The small EA
suggests that the trap-to-band (T-B) tunneling mechanism
dominates the charge loss at low temperature and is insensi-
tive to temperature.1,10,11 The large EA suggests that the indi-
rect charge-loss process is responsible for the charge loss, in
which the trapped electrons are first excited thermally to the
conduction band and then leak out from the CTL.11–13 It is
worth mentioning that the charge loss of the LN-GO sample
remains small until 150 C even though the TL is only
2.4 nm. The GO sample exhibits an intermediate EA
(0.12 eV) at all temperatures, suggesting that the T-B tunnel-
ing is still the dominant process while the indirect process
has stronger effects when compared with the LN-GO sample.
Besides the intermediate EA, the large charge loss at low
temperature (25 C) is another big difference for the GO
sample compared with the LN-GO sample, indicating its
poor CTL/TL and CTL/BL interfaces with many defects for
reducing the tunneling path and barrier height. The HN-GO
sample exhibits the largest EA (0.21 eV) under all tempera-
ture conditions except for a narrow high-temperature range,
suggesting that thermal charge-loss mechanism plays an im-
portant role. Since the HN-GO sample has a better CTL/TL
interface than the GO one (shown in Fig. 1), the HN-GO
sample should exhibit a smaller EA than the GO sample at
low temperature based on the indirect charge-loss mecha-
nism, but the fact is just the opposite. The reason is that the
dominant charge-loss mechanism for the HN-GO sample at
low temperature is different from that of the other two sam-
ples. Heavy Nb doping in Gd2O3 induces hole traps in the
CTL besides electron traps, as supported by Figs. 3 and 4.
As a result, instead of the indirect charge-loss process,
electron-hole recombination contributes significantly to the
charge loss in the HN-GO sample. As different from the indi-
rect charge-loss mechanism, which requires the trapped
charge to be excited first to the conduction band and thus
suddenly exerts a huge effect above a certain temperature
[shown in Fig. 5(b) (ii) for the LH-GO sample], the effect of
electron-hole recombination grows stronger with tempera-
ture without any low-temperature limit because the probabil-
ity of electron-hole recombination increases with thermal
vibration intensity.14–16
In summary, the charge-trapping properties of Gd2O3
with different Nb doping levels have been investigated based
on a MONOS capacitor. The memory device with lightly
Nb-doped Gd2O3 as the CTL shows better characteristics
than that with pure Gd2O3 in terms of higher programming
speed and better data retention, which result from higher
electron-trap density in the CTL and a better TL/CTL inter-
face (both induced by the Nb doping). The memory device
with heavily Nb-doped Gd2O3 shows further improvement in
erasing behavior, but a smaller memory window and worse
high-temperature retention due to hole traps generated by
excessive Nb doping. Therefore, Gd2O3 with suitable Nb
doping is a promising candidate as the CTL for high-
performance nonvolatile memory applications.
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